Abstract-We present a data-calibrated compact model of carbon nanotube (CNT) FETs (CNTFETs) based on the virtualsource (VS) approach, describing the intrinsic current-voltage and charge-voltage characteristics. The features of the model include: 1) carrier VS velocity extracted from experimental devices with gate lengths down to 15 nm; 2) carrier effective mobility and velocity depending on the CNT diameter; 3) short channel effect such as inverse subthreshold slope degradation and drain-induced barrier lowering depending on the device dimensions; and 4) small-signal capacitances including the CNT quantum capacitance effect to account for the decreasing gate capacitance at high gate bias. The CNTFET model captures the dimensional scaling effects and is suitable for technology benchmarking and performance projection at the sub-10-nm technology nodes.
I. INTRODUCTION
C ARBON nanotube (CNT) FETs (CNTFETs) based on single-walled semiconducting CNTs have been among the foremost candidates to complement Si and extend CMOS technology scaling in the sub-10-nm technology nodes [1] - [3] . One of the dominant factors impeding further scaling of Si MOSFETs is the short-channel effect (SCE), which causes FETs at short gate lengths to be difficult to turn OFF, consequently consuming too much power [4] . Further scaling C.-S. Lee the gate length (L g ) of Si-MOSFETs requires an ultrathin channel body, resulting in low drive current due to mobility degradation (caused by the body thickness fluctuation [5] ) and low density of states (DOS) [6] . By contrast to bulk 3-D materials, a single-walled CNT is essentially a single sheet of graphene rolled into a seamless cylinder with a 1-2 nm diameter. Because of the atomically thin body, the gate control of the CNTFETs is superior and the SCE can be overcome even for L g < 10 nm [3] , [7] , [8] . Furthermore, the CNTs show promise for energy-efficient computation because of their high carrier velocity and nearballistic carrier transport property [9] , [10] . Recent progress and challenges in the CNTFET technology can be found in [1] - [3] and [11] - [15] .
For all emerging technologies, early assessment based on both experimental observation and theoretical study is of great value as it facilitates identification of the most promising options and allows resources to be focused on them. Nonequilibrium Green's function (NEGF) formalism [16] has been extensively employed to simulate the quantum transport in CNTFETs and assess their performance [7] , [8] , [17] . However, the NEGF is too computationally expensive for performance assessment at the application level. Compact modeling based on the Landauer formula for ballistic transport in the CNTs is another efficient approach for performance assessment [18] - [20] . However, the effects of dimensional scaling, series resistance (R s ), and tunneling leakage current have not been well captured in these compact models. Attempts were made to address these issues by lumping the scaling and parasitic effects into constant input parameters [e.g., constant R s and subthreshold slope (SS)] independent of the device design [18] . As a result, the dimensional scaling effect and variations cannot be studied.
In this paper, we describe a data-calibrated compact CNTFET model based on the virtual-source (VS) approach [21] . This VS-CNTFET model captures device parasiticand dimensional scaling effects, and has been implemented in Verilog-A [22] available online [23] . The motivation of developing the model is twofold.
1) Assess the performance of CNTFET and study the design tradeoffs, including device parasitic and process variations, at the extremely scaled dimensions. 2) Identify the required improvement in the current CNTFET technology to achieve performance advantage over similarly scaled FETs.
In the VS-CNTFET model, the VS parameters described in Section II are connected to the CNTFET dimensions and the CNT diameter to capture the scaling effect. A similar concept has been reported in [24] , but it did not include several important effects: 1) small-signal capacitances were not properly modeled; 2) the CNT quantum capacitance was not considered; 3) the internal VS parameters were independent of the CNT diameter; and 4) iterations and numerical integral were needed. These deficiencies are addressed in this two-part paper. Several premises are relied on in this paper. 1) We focus purely on the MOSFET-like CNTFETs with Ohmic metal-CNT contacts, because they provide better performance and could be realized by heavily doping the source/drain (S/D) extensions [25] . Previous efforts on modeling the Schottky-barrier CNTFETs can be found in [26] .
2) The n-type CNTFETs are discussed throughout this paper. Although the CNTFETs in ambient air are usually p-type based on the preferred injection of holes at the contacts, the n-type CNTFETs have been achieved by contact or interface engineering [27] , [28] , and from a physical and mathematical point of view the operation of n-type and p-type CNTFETs is symmetric due to the symmetry of conduction and valence bands. 3) Only the first subband in CNTs is considered because most digital applications call for a low-power supply voltage, but higher subbands can be easily included with proper modification of the charge model. This paper is organized as follows. Analytical expressions that connect the VS parameters to the CNTFET design as well as the model calibration are described in Section II. The charge model used to derive the small-signal capacitances is introduced in Section III. In Section IV, the impact of CNT diameter on the intrinsic CNTFET performance is presented. Finally, in Section V, the issues pertaining to the VS parameter extraction from the CNTFETs are discussed. Due to the limited space, the complete derivation of all the equations is detailed in [23] ; here, we only discuss the physics and key results. Models for the contact resistance and tunneling leakage current, and demonstration of the use of the model will be introduced in Part II of this two-part paper [29] .
II. VIRTUAL SOURCE MODEL FOR CNTFETs
The VS model is a semiempirical model with only a few physical parameters, originally developed for short-channel Si MOSFETs that have a gate-controlled source-injection barrier [21] , [30] . Based on the VS approach, the drain current (I d ) of a MOSFET is the product of the mobile charge density and the carrier velocity at the VS, defined as the top of the energy barrier near the source in the ON-state. There are ten VS parameters: 1) gate length (L g ); 2) gate capacitance in strong inversion region (C inv ); 3) low-field effective mobility (μ); 4) threshold voltage (V t ); 5) inverse SS factor (n ss ); 6) drain-induced barrier lowering (DIBL) coefficient (δ); 7) series resistance (R s ); 8) VS carrier velocity (v xo ); 9) fitting parameter α; and 10) fitting parameter β used to smooth the transitions between weak and strong inversion, and between nonsaturation and saturation regions, respectively. In this section, the VS parameters are associated with the device dimensions and CNT diameter (d), which is a crucial parameter because it determines the CNT band structure and the bandgap (E g ). In this paper, the CNT E g = 2E p a cc /d is derived from the Hückel tight-binding model [31] , where E p = 3 eV is the tight-binding parameter and a cc = 0.142 nm is the carbon-carbon distance in the CNTs, indicating E g ≈ 0.85/d eV with d in nanometer. Corrections to the model of E g could be made due to bandgap renormalization induced by many-body interaction [32] or substrate-induced polarization effects [33] , but they do not alter the essence of the VS model presented here.
A representative Gate-All-Around (GAA)-CNTFET device structure used in the VS-CNTFET model is shown in Fig. 1 with the critical dimensions labeled. By calibrating the VS-CNTFET model to the experimental data and rigorous numerical simulations, it becomes possible to make predictive estimates of device behavior as the dimensions scale down. Although the VS model was not originally meant to be predictive because the VS parameters need to be extracted from the current-voltage (I -V ) and capacitance-voltage (C-V ) measurements, it has clear physical meaning connecting to the Landauer approach [34] , and thus provides a physically meaningful trend. As will be manifest in Part II [29] , in the sub-10-nm technology nodes where the space becomes very limited, the device parasitic, tunneling leakage, and the SCE become so significant that the device has to be carefully designed. Therefore, the emphasis of this paper is on the scaling trend rather than the accuracy in absolute values.
A. Inversion Gate Capacitance (C inv )
In a MOSFET, the mobile charge density in strong inversion at the VS, where the gradual channel approximation applies [34] , can be approximated as
, C ox is the gate oxide capacitance, and C s is the semiconductor capacitance [35] . In planar bulk semiconductor materials, the DOS is usually so large that C s C ox and C inv ≈ C ox ; however, for CNTs, the CNT quantum capacitance (C q ) needs to be considered because C q is comparable with C ox due to the relatively low DOS. Strictly speaking, C q is bias-dependent [36] . However, the numerical simulation in Fig. 2(a) shows that the linear relation between Q xo and V gs −V t in the inversion region is still retained over a reasonable range of V gs and Q xo , implying the viability of having a constant effective C q (C qeff ) to account for the effect of quantum capacitance in the calculation of C inv . In the VS-CNTFET model, C inv is calculated as follows:
where q is the elementary charge, T is the temperature in Kelvin, k B is Boltzmann's constant, c qa and c qb are the empirical fitting parameters, C ox is the gate oxide capacitance of a GAA structure, ε 0 is the permittivity in vacuum, and t ox and k ox are the thickness and the relative dielectric constant of the gate oxide, respectively. Equation (1b) is inspired by the theory that the maximum CNT C q is approximately proportional to (E g /T ) 1/2 [36] , and c qa = 0.087 fF/μm and c qb = 0.16 fF/μm are determined empirically in Fig. 2 (b) by fitting (1b) to the C qeff extracted from a numerical simulator provided by [37] , which simulates a GAA-CNTFET with heavily doped S/D regions, and the carrier transport is simulated based on the NEGF formalism. In Fig. 2(a) , the modeled Q xo is calculated by substituting (1) into the equations in [23, eq. (1.
3)] and compared with the numerical simulation for different CNT diameters.
B. Carrier Mobility (μ)
As L g scales down to nanoscale, the carrier transport approaches the ballistic limit and carrier scattering in the channel becomes less significant. In this paper, the mobility is the so-called apparent mobility [34] , a concept that connects the ballistic and diffusive regimes. The apparent mobility could also be understood as another way to express the mean free path (MFP). As device dimensions become smaller than the MFP, the carriers travel across the channel nearly without scattering and scatter only at the source and drain. In this context, the MFP becomes the channel length. In the VS-CNTFET model, μ is modeled empirically as follows:
Low-field mobility versus L g for different CNT diameters and temperatures. The symbols are the peak mobility given by (3) and lines represent the model given by (2) . The mobility decreases toward smaller L g , as the conductance becomes constant with quasi-ballistic transport, see (3) .
where d is normalized to d 00 = 1 nm to become dimensionless, and t μ , t λ , μ 00 , λ 00 , and c μ are empirical fitting parameters to capture the dependence on temperature, gate length, and CNT diameter. To validate (2) and determine the fitting parameters, the 1-D quantum transport theory at low fields is used, written here for the lowest subband [16] , [38] 
where G is the CNT conductance, h is Planck's constant, E c is the conduction band edge, E is the energy of free electrons, E F is the Fermi level, f is the Fermi-Dirac distribution function, and λ i is the MFP in CNTs representing the aggregate effect of optical and acoustic phonon scattering. The expression for λ i , its experimental validation, and treatment across multiple subbands have been detailed in [38] (only the lowest subband is considered here). Due to the complex expression for λ i , (3) cannot be integrated analytically; therefore, (2) is employed in the VS-CNTFET model instead to avoid the use of a numerical integral. Fig. 3 shows the comparison between the analytical model given by (2) and the data-calibrated numerical model given by (3) for different L g , d, and T , where t μ = 3.38 cm 2 V −1 s −1 K −1 , t λ = 0.05 nm/K, μ 00 = 2388 cm 2 V −1 s −1 , λ 00 = 77 nm, and c μ = 1.37 are extracted. The long-channel peak mobility decreases linearly with increasing temperature, consistent with the experimental observation in [39] . It should be noted that for device configurations similar to Fig. 1 , the source and drain are in fact separated by L g + 2L ext rather than L g . However, since the extensions are not gated and have higher doping densities than the region under the gate (thus different MFPs), we treat the extensions in [29] as extrinsic elements and confine the scope of intrinsic elements (described by the VS model) to the region under the gate, leading to a hierarchical model. In the experimental measurements, however, it is not easy to separate the region under the gate from the extensions and the contacts; hence, any extraction of mobility for a short-channel CNTFET from the I -V measurements is actually a reflection of the commingled behaviors of contact injection and carrier transport in the extensions and the channel. Therefore, the use of apparent mobility [34] in the VS model can be viewed as a convenience for describing the experimental I -V curves in a hierarchical model. We note that the apparent mobility approaches zero as the channel length (which limits the MFP) approaches zero, consistent with the ballistic limit.
C. SCE Parameters (SS, DIBL, V t Roll-Off)
The SCE is essentially the phenomenon of decreasing V t and increasing the SS and DIBL as L g scales down. In this paper, the SCE parameters are derived from a GAA cylindrical structure based on the scale length theory [40] . The first step is to model the E c profile along the channel. In the subthreshold region, where the mobile charge in the channel is negligible, the E c profile can be obtained by solving the Laplace equation, and the resulting E c can be expressed as
where x is the direction along the channel, λ is the electrostatic scale length (also known as the screening length), and a 1 and a 2 are coefficients determined by the boundary condi-
where L of is an empirical parameter functioning like an extension of the L g that captures the finite Debye length at the gate-to-S/D junctions, and E fsd is the energy difference from the Fermi level to the E c at the S/D extensions (see Fig. 4 ). All energies are referenced to the Fermi level at the source (i.e., E fs = 0). In a GAA cylindrical structure, λ is a solution to the Laplace equation in cylindrical coordinates satisfying the boundary condition at the CNT/oxide interface
where J m and Y m are Bessel functions of the first kind and second kind of order m, γ ≡ k cnt /k ox , k cnt is the relative dielectric constant of the CNT, and ζ ≡ d/(2λ). Equation (5) is a transcendental equation, which has no closed form solution for λ. Analytical approximations of λ in GAA-MOSFETs have been derived in [41] by assuming that the E c profile is parabolic in the transverse direction; however for CNTFETs, d is often smaller than t ox , so the approximation made in [41] fails. When t ox > d/2, we show that λ can be approximated as where z 0 ≈ 2.405 is the first zero of J 0 . Derivation of (6) is detailed in [23, eqs. (15)- (19)]. Equation (6) is compared with the numerical solution to (5) [42] that λ ≈ (d + 2γ · t ox )/z 0 . In both the extreme cases, λ increases linearly with d and t ox . In this paper, k cnt = 1 is used, assuming it is air inside the CNT [43] . However, different values of k cnt from 5 to 10 for semiconducting CNTs have been reported both theoretically [44] and experimentally [45] . Nonetheless, we can show that (6) holds for a wide range of k cnt (from 1 ∼ 20).
By substituting (6) into (4), the E c profile is calculated and compared with the numerical simulation [37] in Fig. 4 , showing good agreement in the gate region. Although the potential tails extending into the S/D extensions are not captured by (4), this will not affect the calculation of the SCE parameters, since only the top of the E c (E cmax ) matters. Modeling of the tails will be discussed in [29] when calculating the tunneling currents. Once the E c profile is known, the SCE parameters can be derived as
where η ≡ (L g + 2L of )/2λ, and E cmax is calculated by substituting x = −λ/2· ln(a 2 /a 1 ) into (4). Equation (7) is compared with the numerical simulation in Fig. 6 . Empirically, L of ≈ t ox /3 is found to achieve the best fitting results. A physical interpretation of the relation between L of and t ox is that when t ox becomes larger, the fringe field from the gate to the S/D extensions will extend, making L of longer. Nevertheless, in general, L of should be viewed as a fitting parameter. Note that (7) is a direct result of solving Poisson's equation without considering nonidealities such as oxide-CNT interface states. Therefore, SS ≈ 60 mV/decade and DIBL = 0 for long-channel devices. More discussion on the oxide-CNT interface is included in [29] . Although (7) is derived from a GAA structure, other device structures such as top gate and bottom gate should follow the same trend as long as a proper model for λ is used. 
D. Virtual Source Carrier Velocity (v xo )
The VS carrier velocity (v xo ), also known as the injection velocity, is one of the key metrics for the transistor technology [46] . v xo can be associated with L g through the theory of back scattering of carriers in the channel [47] 
where v B is the carrier velocity in the ballistic limit, λ v is the carrier MFP, and l is the critical length defined as the distance over which the electric potential drops by k B T /q from the top of the energy barrier in the channel. Strictly speaking, l is proportional to L g and dependent on V ds , as described in [48] . However, since using a bias-independent v xo can fit the experimental I d −V ds data fairly well for different values of L g (as will be seen shortly) and only a small range of L g is of our interest (e.g., 5 nm < L g < 30 nm), here l ≈ L g is assumed for the sake of simplicity and λ v is thus empirical. To extract v B and λ v , the VS model [24] is fitted to the I d −V ds data from [49] , where three CNTFETs on the same substrate with identical structures but different gate lengths were measured. The extraction flow of v xo involves: 1) d = 1.2 nm, L g = 15 nm/300 nm/3 μm, R s = 5.5 k , and SS = 135 mV/decade according to the reported experimental data in [49] ; 2) estimating, due to lack of C-V data, C ox = 0.156 fF/μm by simulating a metallic cylinder placed on a 10-nm-thick HfO 2 with a back gate using TCAD Sentaurus [50] ; 3) μ = 255/10 3 /2.1×10 3 cm 2 V −1 s −1 for L g = 15 nm/300 nm/3 μm, respectively, estimated by (3); 4) α = 3.5 and β = 1.8 as suggested in [21] ; and 5) the DIBL and V t are treated as free parameters because the two parameters are susceptible to the oxide-CNT and air-CNT interface properties and may suffer from different degrees of the hysteresis effect [13] . In fact, the extracted v xo is not sensitive to the choice for DIBL and V t . Finally, v xo is treated as a free parameter to achieve the best fitting result as shown in Fig. 7 , with the VS parameters summarized in Table I . If uncertainty exists in the exact value of d due to the measurement, the values of C ox and μ would be adjusted accordingly and the extracted v xo could be slightly different, but the change will be minor and the scaling trend will remain the same. By fitting (8) to the extracted values of v xo , λ v = 440 nm and v B = 4.1 × 10 7 cm/s are extracted. v xo for other materials has been extracted from devices at various values of L g , including 1.35 × 10 7 cm/s for 32-nm L g Si MOSFET [21] and 3.2 × 10 7 cm/s for 30-nm L g III-V HFET [51] .
To model the dependence of v xo on CNT diameter, we refer to the carrier transport theory in MOSFETs [52] : the maximum value of v xo is approximately the equilibrium unidirectional thermal velocity v Ti . For the nondegenerate 
where I dB is the drain current in the ballistic limit calculated by the 1-D Landauer formula, and v Bth = I dB /n s , where n s is calculated by (2b). 
III. TERMINAL CHARGE MODEL
Proper modeling of the terminal charges is required to account for the dynamic operation of an FET. Under quasistatic conditions, the partitioning of charges at the source (q s ) and the drain (q d ) is accomplished through the Ward-Dutton charge-partitioning scheme [53] , and the derivative of terminal charges with respect to the terminal voltage gives the small-signal capacitances [54] . In a short-channel MOSFET, the carrier transport generally falls somewhere in between the drift-diffusion regime and the ballistic transport regime. The charge model employed in this paper is similar to the VS charge model introduced in [55] , in which carrier transport is assumed to be diffusive when V ds approaches zero and ballistic when V ds approaches infinity. The charges in the two extreme cases are computed separately and then combined through a V ds -dependent smoothing function. Due to the limited space, the complete derivation of the charge model is detailed in [23, pp. 21-24] . This section focuses on a correction term in the charge model to account for the effect of CNT C q .
As described in [36, Ch. 6.7] , the CNT C q increases as V gs increases from zero to V t , reaches a maximum, and finally decreases asymptotically to C qinf ≡ 8q 2 /(3a cc π E p ) as V gs → ∞, when only the first subband is considered. Fig. 9 .
Comparison of small-signal gate capacitances C gg between the numerical simulation [37] and the model given by (10) at V ds = 0. The dashed lines represent the case where CNT quantum capacitance is not considered.
The decrease in C q is because of the rapid drop of CNT DOS after the van Hove singularity [31] . The effect of C q is not considered in the VS charge model originally developed for silicon MOSFETs. While an analytical model for C q of CNTs has been developed in [19] , the equations are relatively complex, making analytical expressions for q s and q d hard to obtain. Here, the terminal charge is modeled phenomenologically rather than from the first principles to account for the effect of C q
where q ch is the total channel charge proportional to q s and q d (see [26, eqs. (44) and (50)]), φ t = k B T /q is the thermal voltage, Q xob serves to gradually decrease the absolute value of q ch around V tb , and V tb is a fitting parameter to be determined. Here, we discuss a special case of V ds = 0 to demonstrate how the model works. At V ds = 0, q s = q d = q ch /2, and the small-signal gate capacitance
, and C gg approaches the peak value C inv ; when V gs V tb , Q xob becomes appreciable and q ch ≈ −L g {C inv · (V tb −V t ) + C invb · (V gs −V tb )}, and C gg ≈ C invb , as expected when V gs approaches infinity. The modeled C gg is compared with the numerical simulation [37] in Fig. 9 , where V tb = 0.7E g / q + 0.13 is determined empirically to achieve the best fitting result. Compared with the case, where quantum capacitance is not considered, the C gg including the quantum capacitance is lower and gradually decreases at high V gs . The resulting charge model is consistent with the current model because they share the same V t and Q xo .
IV. CNTFET INTRINSIC PERFORMANCE AND CNT DIAMETER
In this section, the impact of CNT diameter on the intrinsic CNTFET performance is evaluated based on the model Fig. 10 . Intrinsic on-state current I on and gate delay τ int versus CNT diameter at L g = 8 nm and V dd = 0.71 V. A 2-nm diameter CNT has 27% higher I on and 21% lower τ int than a 1-nm diameter CNT due to higher mobility, carrier velocity, and gate capacitance. [56] which predicts the metal-1 pitch will be scaled down to 25.2 nm in 2023 for high performance logic; a GAA structure is assumed; and R s = R Q /2 = h/(2q 2 ) ≈ 3.3 k per CNT is added to the source and the drain terminals (see Fig. 1 ) to account for the quantum resistance associated with the interfaces between the 1-D CNT channel with the metal S/D contacts (including the lowest band double degeneracy with two spins) [36] .
In Fig. 10 , the ON-state current I on ≡ I d (V gs = V ds = V dd ) per CNT and the intrinsic delay τ int ≡ L g C inv V dd /I on are plotted against the CNT diameter at a fixed OFF-state current I off ≡ I d (V gs = 0, V ds = V dd ) = 1 nA per CNT. As shown in Fig. 10 , a 2-nm-diameter CNT can deliver 27% higher I on and 21% lower τ int than a 1-nm-diameter CNT. While μ ∼ d 2 has been observed experimentally in CNTFETs with relatively long channels (L g > 4 μm) [39] , here, we predict the ratio of I on (d = 2 nm) over I on (d = 1 nm) to be 1.27, much smaller than 2 2 /1 = 4, because the channel has become nearly ballistic at L g = 8 nm. The increase in I on for large-diameter CNTs is attributed to higher carrier mobility, velocity, and gate capacitance. The advantage of large-diameter CNTs in τ int is not as prominent as in I on , since the gate capacitance is also higher. As will be seen in [29] , the CNT diameter has greater impacts on the parasitic contact resistance and the tunneling leakage currents in a highly scaled CNTFET.
V. DISCUSSION
The VS carrier velocity is a crucial metric for the transistor technology because it directly determines the magnitude of the drive current as well as the delay of logic devices. A major advantage of the VS model is its capability of extracting v xo directly from the measured data. Normally, the inversion gate capacitance C inv is obtained from the C-V data. Then, with C inv as one of the inputs, fitting the VS model to I -V data determines v xo [57] . In other words, both I -V and C-V data are needed in order to reliably extract v xo . For emerging devices like CNTFETs, however, reliable and reproducible C-V data are often hard to acquire, because of less understanding of the CNT-oxide and CNT-metal interfaces and the very small capacitance (aF range) of the 1-D channels [58] , [59] . In this paper, numerical simulation by Sentaurus [50] is used to estimate the C inv as a compromise for the extraction of v xo in Fig. 7 . In [24] , v xo = 3 × 10 7 cm/s was extracted from a CNTFET with L g = 9 nm [3] , smaller than the v xo = 3.8 × 10 7 cm/s extracted from the L g = 15 nm CNTFET in Fig. 7(a) . While the contradiction (i.e., v xo of a 9-nm-CNTFET is smaller than that of a 15-nm-CNTFET) might be attributed to the differences in gate oxide, fabrication conditions, CNT quality, or the long-range Coulomb interactions described in [60] , the unexpected trend highlights the necessity for a larger number of consistent and systematic characterization of devices to extract v xo in CNTFETs (e.g., CNTFETs built on the same CNT with different gate lengths below 100 nm). These highquality device data are often not readily available because of the difficulties in device fabrication and the hysteresis and instability of experimental devices.
VI. CONCLUSION
The intrinsic elements of a compact CNTFET model based on the VS approach have been developed in this paper. A VS carrier velocity of 3.8 × 10 7 cm/s is extracted from recent experimental CNTFET with 15-nm gate length, providing evidence of the superior potential of CNTFETs for future transistor technology. The model captures dimensional scaling effects and is used to study the impact of CNT diameter on the intrinsic CNTFET performance, showing that a 2-nm-diameter CNT can deliver 27% higher intrinsic drive current than a 1-nm-diameter CNT at L g = 8 nm. The VS-CNTFET model has been implemented in Verilog-A and is available online [23] . The model runs smoothly in the SPICE environment (as illustrated in [61] ) because all the equations are analytical with no numerical iterations, and the output current is differentiable throughout all regions of operation. A more comprehensive analysis including nonideal contacts and tunneling leakage is carried out in [29] .
